Author:
Flynn Michael P.,Choo Kyojin,Lim Yong
Publisher
Springer International Publishing
Reference23 articles.
1. Murmann, B.: Energy limits in current A/D converter architectures, ISSCC Short Course, Feb. 2012
2. Lee, C.C., Flynn, M.P.: A SAR-assisted two-stage pipeline ADC. IEEE JSSC. 46(4), 859–869 (2011)
3. Choo, K.D., Bell, J., Flynn, M.P.: Area-efficient 1GS/s 6b SAR ADC with charge-injection-cell-based DAC. ISSCC Digest Technical Papers. 460–461 (Feb. 2016)
4. Lim, Y., Flynn, M.P.: A 1 mW 71.5 dB SNDR 50 MS/s 13 bit fully differential ring amplifier based SAR-assisted pipeline ADC. IEEE JSSC. 50(12), 2901–2911 (2015)
5. Le Dortz, N., et al.: A 1.62GS/s time-interleaved SAR ADC with digital background mismatch calibration achieving interleaving spurs below 70dBFS. ISSCC Digest Technical Papers. 386–388 (Feb. 2014)
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. A New Method^ of Reconfigurable ADC with Automatically Optimized Parameters;Proceedings of Third International Conference on Communication, Computing and Electronics Systems;2022