Author:
Wille Robert,Chakrabarty Krishnendu,Drechsler Rolf,Kalla Priyank
Publisher
Springer International Publishing
Reference119 articles.
1. M. Alistar, P. Pop, J. Madsen, Redundancy optimization for error recovery in digital microfluidic biochips. Des. Autom. Embed. Syst. 19(1–2), 129–159 (2015)
2. A. Barenco, C.H. Bennett, R. Cleve, D. DiVinchenzo, N. Margolus, P. Shor, T. Sleator, J. Smolin, H. Weinfurter, Elementary gates for quantum computation. Am. Phys. Soc. 52, 3457–3467 (1995)
3. C. Batten, A. Joshi, V. Stojanovic, K. Asanovic, Designing chip-level nanophotonic interconnection networks. IEEE J. Emerging Sel. Top. Circuits Syst. 2(2), 137–153 (2012). doi:10.1109/JETCAS.2012.2193932
4. R. Beausoleil et al., A nanophotonic interconnect for high-performance many-core computation, in Symposium on High-Performance Interconnects, pp. 182–189 (2008). doi:http://doi.ieeecomputersociety.org/10.1109/HOTI.2008.32
5. L. Benini, G.D. Micheli, E. Macii, M. Poncino, S. Quer, Power optimization of core-based systems by address bus encoding. IEEE Trans. VLSI Syst. 6(4), 554–562 (1998). doi:10.1109/92.736127. http://dx.doi.org/10.1109/92.736127