1. Amerijckx C, Legat J-D (2008) A low-power multiprocessor architecture for embedded reconfigurable systems. In: Legat JD (ed) Power and timing modeling, optimization and simulation, international workshop, 2008
2. Zhu C, Gu Z, Dick R, Shang L (2007) Reliable multiprocessor system-on-chip synthesis. In: Proceedings of the 5th IEEE/ACM international conference on hardware/software codesign and system synthesis, Salzburg, Austria, 30 Sept–03 Oct 2007
3. Korotun T (2007) Models and methods for testing software systems. Progr Probl 2:76–84
4. Mulyak O (2014) Reliability models of computer-based systems with version-structural redundancy. Dissertation, National University Lviv Polytechnic
5. Rajesh S (2008) Fault tolerance in multicore processors with reconfigurable hardware unit. In: Kumar V, Srivatsan R, Harini S, Shanthi A (eds) 15th international conference on high performance computing. Bangalore, India, 2008