1. Hallbauer, G.: Procedures of state reduction and assignment in one step in synthesis of asynchronous sequential circuits. In: 1974 Proceedings of the International IFAC Symposium on Discrete Systems, Riga, Pergamons, pp. 272–282 (1974)
2. Lee, E.B., Perkowski, M.: Concurrent minimization and state assignment of finite state machines. In: 1984 Proceedings of the IEEE International Conference on Systems, Man and Cybernetics, Minneapolis. IEEE Computer Society (1984)
3. Avedillo, M.J., Quintana, J.M., Huertas, J.L.: SMAS: a program for concurrent state reduction and state assignment of finite state machines. In: 1991 Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS), Singapore, pp. 1781–1784. IEEE (1991)
4. Rama Mohan, C., Chakrabarti, P.: A new approach to synthesis of PLA-based FSM’s. In: 1994 Proceedings of the 7th International Conference on VLSI Design, Calcutta, India, pp. 373–378. IEEE Computer Society (1994)
5. Gupta, B.N.V.M., Narayanan, H., Desai, M.P.: A state assignment scheme targeting performance and area. In: 1999 Proceedings of the Twelfth International Conference on VLSI Design, Goa, India, pp. 378–383. IEEE Computer Society (1999)