Author:
Rahimi Abbas,Benini Luca,Gupta Rajesh K.
Publisher
Springer International Publishing
Reference12 articles.
1. A. Rahimi, L. Benini, R.K. Gupta, Spatial memoization: concurrent instruction reuse to correct timing errors in simd architectures. IEEE Trans. Circuits Syst. II Express briefs 60(12), 847–851 (2013)
2. A. Rahimi, L. Benini, R.K. Gupta, Temporal memoization for energy-efficient timing error recovery in gpgpus, in Design, Automation and Test in Europe Conference and Exhibition (DATE), 2014 (2014), pp. 1–6
3. A. Rahimi, L. Benini, R.K. Gupta, Temporal memoization for energy-efficient timing error recovery in GPGPU architectures. Technical Report CS2014-1006, Department of Computer Science and Engineering, University of California San Diego, La Jolla, CA 92093 (2014)
4. A. Rahimi, L. Benini, R.K. Gupta, CIRCA-GPUs: increasing instruction reuse through inexact computing in GP-GPUs. IEEE Des. Test 33(6), 85–92 (2016)
5. A. Sodani, G.S. Sohi, Dynamic instruction reuse, in Proceedings of the 24th Annual International Symposium on Computer Architecture, ISCA ’97, ACM, New York, NY, USA (1997), pp. 194–205