1. F. Altenried, Time-sharing of hardware resources for image processing accelerators using dynamic partial reconfiguration, Bachelor’s thesis, Technical University of Munich, 2009
2. C. Bobda, M. Majer, A. Ahmadinia, T. Haller, A. Linarth, J. Teich, The Erlangen slot machine: increasing flexibility in FPGA-based reconfigurable platforms, in International Conference on Field-Programmable Technology (FPT), Singagore 2005, pp. 37–42.
3. E. Cetin, O. Diessel, L. Gong, V. Lai, Towards bounded error recovery time in FPGA-based TMR circuits using dynamic partial reconfiguration, in International Conference on Field-Programmable Logic and Applications (FPL), Porto, 2013, pp. 1–4
4. C. Claus, B. Zhang, W. Stechele, L. Braun, M. Hubner, J. Becker, A multi-platform controller allowing for maximum dynamic partial reconfiguration throughput, in International Conference on Field-Programmable Logic and Applications (FPL), Heidelberg, 2008, pp. 535–538
5. C. Claus, J. Zeppenfeld, F. Muller, W. Stechele, Using partial-run-time reconfigurable hardware to accelerate video processing in driver assistance system, in Design, Automation and Test in Europe (DATE), Nice, 2007, pp. 1–6