1. E. Cetin, O. Diessel, L. Gong, V. Lai, Towards bounded error recovery time in FPGA-based TMR circuits using dynamic partial reconfiguration, in International Conference on Field-Programmable Logic and Applications (FPL), Porto, 2013, pp. 1–4
2. S. Drzevitzky, U. Kastens, M. Platzner, Proof-carrying hardware: towards runtime verification of reconfigurable modules, in International Conference on Reconfigurable Computing and FPGAs (ReConFig), Cancun, 2009, pp. 189–194
3. W. Luk, N. Shirazi, P.Y. Cheung, Compilation tools for run-time reconfigurable designs, in IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM), Napa, 1997, pp. 56–65
4. C. Paiz, C. Pohl, R. Radkowski, J. Hagemeyer, M. Porrmann, U. Ruckert, FPGA-in-the-loop-simulations for dynamically reconfigurable applications, in International Conference on Field-Programmable Technology (FPT), Sydney, 2009, pp. 372–375
5. K. Paulsson, M. Hubner, M. Jung, J. Becker, Methods for run-time failure recognition and recovery in dynamic and partial reconfigurable systems based on Xilinx Virtex-II Pro FPGAs, in IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures, Karlsruhe, 2006, pp. 1–6