1. Xilinx Inc., Partial Reconfiguartion – Can I Insert ChipScope Cores within Reconfigurable Modules?” Xilinx Answer Record No. 42899 (2011) [online]. Available:
http://www.xilinx.com/support/answers/42899.htm/
2. International Roadmap Commitee, The International Technology Roadmap for Semiconductors (2012) [online]. Available:
http://www.itrs.net/reports.html
3. F. Altenried, Time-sharing of hardware resources for image processing accelerators using dynamic partial reconfiguration, Bachelor’s thesis, Technical University of Munich, 2009
4. Altera Corporation, Increasing Design Functionality with Partial and Dynamic Reconfiguration in 28-nm FPGAs (WP01137) (Altera Corporation, 2010) [online]. Available:
http://www.altera.com/literature/wp/wp-01137-stxv-dynamic-partial-reconfig.pdf
5. Altera Corporation, Design Debugging Using the SignalTap II Embedded Logic Analyzer, Altera Corporation (2012) [online]. Available:
http://www.altera.com/literature/hb/qts/qts_qii53009.pdf