1. L.C. Tsai, A 1 GHz PA-RISC processor, in Proceedings of the IEEE International Solid-State Circuits Conference, pp. 322–323, Feb 2001
2. C.J. Anderson et al., Physical design of a fourth-generation POWER GHz microprocessor, in Proceedings of the IEEE International Solid-State Circuits Conference, pp. 232–233, Feb 2001
3. R.M. Averill et al., Chip integration methodology for the IBM S/390 G5 and G6 custom microprocessors. IBM J. Res. Dev. 43(5/6), 681–706 (1999)
4. H.B. Bakoglu, Circuit, Interconnections and Packaging for VLSI (Addison Wesley, Reading, 1990)
5. L.A. Arledge Jr., W.T. Lynch, Scaling and performance implications for power supply and other signal routing constraints imposed by I/O limitations, in Proceedings of the IEEE Symposium on IC/Package Design Integration, pp. 45–50, Feb 1998