1. I.M. Thoidis, D. Soudris, J.M. Fernandez, A. Thanailakis, The circuit design of multiple-valued logic voltage-mode adders, in Proceedings of IEEE International Symposium on Circuits and Systems, vol. 4 (2001), pp. 162–165
2. M.C. Mekhallalati, M.K. Ibrahim, A new high radix maximally redundant signed digit adder, in Procedings of IEEE International Symposium on Circuits and Systems, vol. 1 (1999), pp. 459–462
3. A. Saed, M. Ahmadi, G.A. Jullien, A number system with continuous valued digits and modulo arithmetic. IEEE Trans. Comput. 51 (11), 1294–1304 (2002)
4. A. Saed, M. Ahmadi, G.A. Jullien, W.C. Miller, Overlap resolution: arithmetic with continuous valued digits for hybrid architectures, in IEEE Asilomar Conference on Signals, Systems and Computers, vol. 2 (1997), pp. 1188–1191
5. A. Saed, M. Ahmadi, G.A. Jullien, W.C. Miller, Overlap resolution: arithmetic with continuous valued digits for hybrid architectures, in Proceeding of IEEE Midwest Symposium on Circuits and Systems (1997), pp. 377–380