1. Adamski, M., Barkalov, A.: Architectural and Sequential Synthesis of Digital Devices. University of Zielona Góra Press (2006)
2. Altera Corp. Altera Homepage. http://www.altera.com
3. Altera Corporation. APEX20K PLD Family Data Sheet (2004)
4. Ashar, P., Devadas, S., Newton. A. R.: Sequential Logic Synthesis. Springer (1992)
5. Bacchetta, P., Daldoss, L., Sciuto, D., Silvano. C.: Low-power state assignment techniques for finite state machines. In: The 2000 IEEE International Symposium on Circuits and Systems, 2000. Proceedings ISCAS 2000 Geneva, vol. 2, pp. 641–644. IEEE (2000)