Author:
Siozios Kostas,Figuli Peter,Sidiropoulos Harry,Tradowsky Carsten,Diamantopoulos Dionysios,Maragos Konstantinos,Delicia Shalina Percy,Soudris Dimitrios,Becker Jürgen
Publisher
Springer International Publishing
Reference17 articles.
1. Diamantopoulos, D., Siozios, K., Soudris, D.: Framework for performing rapid evaluation of 3d socs. Electronics Letters 48 (June 2012)
2. HIRST: Helmholtz International Research School for Teratronics.
http://www.teratronics.kit.edu
3. Huebner, M., Figuli, P., Girardey, R., Soudris, D., Siozios, K., Becker, J.: A heterogeneous multicore system on chip with run-time reconfigurable virtual fpga architecture. In: Parallel and Distributed Processing Workshops (IPDPSW) (2011)
4. Magen, N., Kolodny, A., Weiser, U., Shamir, N.: Interconnect-power dissipation in a microprocessor. In: SLIP 2004 Proceedings of the 2004 International Workshop on System Level Interconnect Prediction, ACM, New York, NY, USA (2004)
5. MEANDER. 2D and 3D MEANDER Framework.
http://proteas.microlab.ntua.gr