1. Ryabtsev, V. G., & Muamar, D. N. (2010). Method and algorithm visualization tools of memory device diagnosis tests. Electronic Modeling Journal, 32(3), 43–52.
2. Zorian, Y., & Shoukourian, S. (2013). Test solutions for nanoscale systems-on-chip: Algorithms, methods and test infrastructure. In: Ninth International Conference on Computer Science and Information Technologies Revised Selected Papers, Yerevan, 2013.
3. Tshagharyan, G., Harutyunyan, G., Shoukourian, S., Zorian, Y. (2015). Overview study on fault modeling and test methodology development for FinFET-based memories. In: 2015 I.E. East-West Design & Test Symposium (EWDTS), Batumi, 2015.
4. Hahanov, V. I., Hahanova, I. V., Litvinova, E. I., & Guz, О. А. (2010). Design and verification of digital system-on-chip. Novoye Slovo: Kharkov.
5. Abramovici, M., Breuer, M. A., & Friedman, A. D. (1998). Digital systems testing and testable design. Computer Science Press: New York.