Author:
Sato Masayuki,Egawa Ryusuke,Takizawa Hiroyuki,Kobayashi Hiroaki
Publisher
Springer International Publishing
Reference22 articles.
1. Belady, L.A.: A study of replacement algorithms for a virtual-storage computer. IBM Syst. J. 5, 78–101 (1966).
http://portal.acm.org/citation.cfm?id=1663374.1663376
2. Binkert, N.L., Dreslinski, R.G., Hsu, L.R., Lim, K.T., Saidi, A.G., Reinhardt, S.K.: The M5 simulator: modeling networked systems. IEEE Micro 26, 52–60 (2006)
3. Chandra, D., Guo, F., Kim, S., Solihin, Y.: Predicting inter-thread cache contention on a chip multi-processor architecture. In: Proceedings of the 11th International Symposium on High-Performance Computer Architecture, pp. 340–351. IEEE, San Francisco (2005)
4. Chaudhuri, M.: Pseudo-LIFO: the foundation of a new family of replacement policies for last-level caches. In: Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, pp. 401–412. ACM, New York (2009)
5. Henning, J.L.: SPEC CPU2006 benchmark descriptions. ACM SIGARCH Comput. Archit. News 34, 1–17 (2006). doi:
10.1145/1186736.1186737