1. J.M. Rabaey, Low power design essentials (Springer Science and Business Media, 2009)
2. K. Roy, S. Prasad, Low-power CMOS VLSI circuit design (Wiley India, 2009)
3. J. Rabaey, M. Pedram, P. Landman, Low Power Design Methodologies (Kluwer Academic Publishers, Boston, 1995)
4. M. Keating, D. Flynn, R. Aitken, A. Gibbons, K. Shi, Low power methodology manual for system-on-chip design pp. 33–100
5. B. Calhoun, Y. Cao, X. Li, K. Mai, L. Pileggi, R. Rutenbar, K. Shepard, Digital circuit design challenges and opportunities in the era of nanoscale CMOS. Proc. IEEE 96(2), 343–365 (2008)