1. Tu, R.H., Rosenbaum, E., Chan, W.Y., Li, C.C., Minami, E., Quader, K., Ko, P.K., Hu, C.: Berkeley reliability tools-BERT. Technical Report. Electronics Research Lab, Dec 1991 (1992)
2. Oshiro L, Diego S (1995) A Design Reliability Methodology for CMOS. In: Proc. of Int. Integrated Reliability Workshop, 619, pp. 34–39
3. ITRS (2011) Modeling and simulation. Technical Report, International Roadmap for Semiconductors
4. Maricau, E., Gielen, G.: Computer-aided analog circuit design for reliability in nanometer CMOS. IEEE Trans. Emerg. Select Top. Circ. Syst. 1(1), 50–58 (2011)
5. Maricau, E., De Wit, P., Gielen, G.: An analytical model for hot carrier degradation in nanoscale CMOS suitable for the simulation of degradation in analog IC applications. Microelectron. Reliab. 48(8–9), 1576–1580 (2008). doi:
10.1016/j.microrel.2008.06.016