Author:
Alessi Ferdinando,Thoman Peter,Georgakoudis Giorgis,Fahringer Thomas,Nikolopoulos Dimitrios S.
Publisher
Springer International Publishing
Reference22 articles.
1. Chandrakasan, A.P., et al.: Low-power CMOS digital design. IEEE J. Solid State Circuits 27(4), 473–484 (1992)
2. Chen, H., et al.: Anole: a case for energy-aware mobile application design. In: 2012 41st International Conference on Parallel Processing Workshops (ICPPW), pp. 232–238 (2012)
3. Curtis-Maury, M., et al.: Prediction models for multi-dimensional power-performance optimization on many cores. In: Proceedings of the 17th International Conference on Parallel Architectures and Compilation Techniques (PACT 2008), pp. 250–259. ACM, Toronto, Ontario, Canada (2008)
4. Dhodapkar, A.S., Smith, J.E.: Comparing program phase detection techniques. In: Proceedings of the 36th IEEE/ACM International Symposium on Microarchitecture (MICRO 36). IEEE Computer Society, Washington, DC, USA (2003)
5. Flautner, K., et al.: Automatic performance setting for dynamic voltage scaling. Wirel. Netw. 8(5), 507–520 (2002)
Cited by
22 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献
1. Thermal-Aware Thread and Turbo Frequency Throttling Optimization for Parallel Applications;2022 35th SBC/SBMicro/IEEE/ACM Symposium on Integrated Circuits and Systems Design (SBCCI);2022-08-22
2. Smoothing on Dynamic Concurrency Throttling;2022 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW);2022-05
3. Optimizing the EDP of OpenMP applications via concurrency throttling and frequency boosting;Journal of Systems Architecture;2022-02
4. Synergically Rebalancing Parallel Execution via DCT and Turbo Boosting;2021 58th ACM/IEEE Design Automation Conference (DAC);2021-12-05
5. Mitigating the processor aging through dynamic concurrency throttling;Journal of Parallel and Distributed Computing;2021-10