Author:
Kenter Tobias,Vaz Gavin,Plessl Christian
Publisher
Springer International Publishing
Reference15 articles.
1. Allen, J.R., Kennedy, K.: Automatic loop interchange. In: Proc. ACM SIGPLAN Symp. on Compiler Construction, SIGPLAN 1984, pp. 233–246. ACM (1984)
2. Anand, K., Smithson, M., Elwazeer, K., Kotha, A., Gruen, J., Giles, N., Barua, R.: A compiler-level intermediate representation based binary analysis and rewriting system. In: Proc. ACM European Conference on Computer Systems (EuroSys), EuroSys 2013, pp. 295–308. ACM (2013)
3. Augustin, W., Heuveline, V., Weiss, J.-P.: Convey HC-1 hybrid core computer – the potential of FPGAs in numerical simulation. In: Proc. Int. Workshop on New Frontiers in High-performance and Hardware-aware Computing (HipHaC). KIT Scientific Publishing (March 2011)
4. Bakos, J.D.: High-performance heterogeneous computing with the Convey HC-1. Computing in Science and Engineering 12(6), 80–87 (2010)
5. Bispo, J., Cardoso, J.M.P., Monteiro, J.: Hardware pipelining of runtime-detected loops. In: 2012 25th Symposium on Integrated Circuits and Systems Design (SBCCI), pp. 1–6 (2012)
Cited by
3 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献