Publisher
Springer International Publishing
Reference15 articles.
1. B. Song, M. Tompsett, K. Lakshmikumar, A 12-Bit 1-Msample/s capacitor error averaging pipelined A/D converter. IEEE J. Solid State Circuits SC-23, 1324–1333 (1988)
2. B. Song, S. Lee, M. Tompsett, A 10b 15MHz CMOS recycling two-step A/D converter. IEEE J. Solid State Circuits SC-25, 1328–1338 (1990)
3. A. Ali, K. Nagaraj, Background calibration of operational amplifier gain error in pipelined A/D converters, IEEE Trans. Circuits Syst. II 50, 631–634 (2003)
4. S. Sin, S. U, R. Martins, A novel low-voltage finite-gain compensation technique for high-speed reset- and switched-opamp circuits, in Proceedings of IEEE International Symposium on Circuits and Systems, May 2006, pp. 3794–3797
5. A. Ali et al., A 16b 250MS/s IF-sampling pipelined ADC with background calibration. IEEE J. Solid State Circuits SC-45, 2602–2612 (2010)