Author:
Martins Ricardo,Lourenço Nuno,Horta Nuno
Publisher
Springer International Publishing
Reference13 articles.
1. P. Vancorenland, G. Van der Plas, M. Steyaert, G. Gielen, W. Sansen, A layout-aware synthesis methodology for RF circuits, in Proc. IEEE/ACM ICCAD, 2001, pp. 358–362
2. A. Pradhan, R. Vemuri, Efficient synthesis of a uniformly spread layout aware pareto surface for analog circuits, in International Conference on VLSI Design, Jan 2009, pp. 131–136
3. Y.-C. Liao, Y.-L. Chen, X.-T. Cai, C.-N.J. Liu, T.-C. Chen, LASER: Layout-aware analog synthesis environment on laker, in GLSVLSI’13, May 2013, pp. 107–112
4. S. Youssef, F. Javid, D. Dupuis, R. Iskander, M.-M. Louerat, A python-based layout-aware analog design methodology for nanometric technologies, in IEEE 6th Int. IDT, Dec 2011, pp. 62–67
5. M. Ranjan et al., Fast, layout-inclusive analog circuit synthesis using pre-compiled parasitic-aware symbolic performance models, in DATE Conference and Exhibition, Feb 2004, pp. 604–609