1. Wulf, W.A., McKee, S.A.: Hitting the memory wall: implications of the obvious. ACM SIGARCH Comput. Archit. News 23(1), 20–24 (1995)
2. Programming The Tile Processor, Tilera.
http://www.tilera.com/
3. Application Libraries Reference Manual, Tilera.
http://www.tilera.com/
4. Tilera processor family.
www.tilera.com
5. Intel xeon phi, April 2015.
https://www-ssl.intel.com/content/www/us/en/processors/xeon/xeon-phi-coprocessor-datasheet.html