Publisher
Springer International Publishing
Reference14 articles.
1. Chen, C., Lu, Y., Cotofana, S.D.: A novel flit serialization strategy to utilize partially faulty links in networks-on-chip. In: 2012 Sixth IEEE/ACM International Symposium on Networks on Chip (NoCS), pp. 124–131. IEEE (2012)
2. Dally, W.J., Towles, B.P.: Principles and practices of interconnection networks. Access Online via Elsevier (2004)
3. Fallin, C., Craik, C., Mutlu, O.: Chipper: a low-complexity bufferless deflection router. Technical report, 2010-001, Carnegie Mellon University, December 2010
4. Ghidini, Y., Moreira, M., Brahm, L., Webber, T., Calazans, N., Marcon, C.: Lasio 3D NoC vertical links serialization: evaluation of latency and buffer occupancy. In: 2013 26th Symposium on Integrated Circuits and Systems Design (SBCCI), pp. 1–6. IEEE (2013)
5. Kahng, A., Lin, B., Nath, S.: Explicit modeling of control and data for improved NoC router estimation. In: Design Automation Conference (DAC), 2012 49th ACM/EDAC/IEEE, pp. 392–397, June 2012