1. J.M. Rabaey, Silicon architectures for wireless systems—part 1. Presented at the Tutorial HotChips, 2001, Memorial Auditorium, Stanford University, Stanford
2. H.G. Cragon, Memory Systems and Pipelined Processors (Jones and Bartlett Publishers, Sudbury, 1996)
3. J. Barth, D. Anand, J. Dreibelbis, E. Nelson, A 300 MHz multi-banked eDRAM macro featuring GND sense, bit-line twisting and direct reference cell write, in 2002 IEEE International Solid-State Circuits Conference (ISSCC 2002). Digest of Technical Papers, vol. 1 (2002), San Francisco, pp. 156–157
4. N. Zea, J. Sartori, B. Ahrens, R. Kumar, Optimal power/performance pipelining for error resilient processors, in 2010 IEEE International Conference on Computer Design (ICCD) (2010), Amsterdam, pp. 356–363
5. K. Sankaralingam, R. Nagarajan, L. Haiming, K. Changkyu, H. Jaehyuk, D. Burger et al., Exploiting ILP, TLP, and DLP with the polymorphous trips architecture. Micro, IEEE, vol. 23 (2003), pp. 46–51.