1. P. Salihundam, S. Jain, T. Jacob, S. Kumar, V. Erraguntla, Y. Hoskote, S.R. Vangal, G. Ruhl, N. Borkar, A 2 tb/s 6 × 4 mesh network for a single-chip cloud computer with DVFS in 45 nm cmos. J. Solid-State Circuits 46 (4), 757–766 (2011)
2. J.S. Kim, M.B. Taylor, J. Miller, D. Wentzlaff, Energy characterization of a tiled architecture processor with on-chip networks, in Proceedings of the 2003 International Symposium on Low power Electronics and Design, ISLPED ’03 (ACM, New York, 2003), pp. 424–427
3. P. Bogdan, R. Marculescu, S. Jain, R. Gavila, An optimal control approach to power management for multi-voltage and frequency islands multiprocessor platforms under highly variable workloads, in 2012 Sixth IEEE/ACM International Symposium on Networks on Chip (NoCS) (2012), pp. 35–42
4. A. Mishra, R. Das, S. Eachempati, R. Iyer, N. Vijaykrishnan, C. Das, A case for dynamic frequency tuning in on-chip networks, in 42nd Annual IEEE/ACM International Symposium on Microarchitecture, 2009. MICRO-42 (2009), pp. 292–303
5. K. Swaminathan, E. Kultursay, V. Saripalli, V. Narayanan, M. Kandemir, S. Datta, Steep slope devices: from dark to dim silicon. IEEE Micro 99 (PrePrints) 1 (2013)