1. C. Bienia, S. Kumar, J. Singh, K. Li, The PARSEC benchmark suite: characterization and architectural implications, in International Conference on Parallel Architectures and Compilation Techniques, PACT ’08 (2008)
2. S. Borkar, A.A. Chien, The future of microprocessors. Commun. ACM 54 (5) (2011). doi: http://doi.acm.org/10.1145/1941487.1941507
3. J.A. Butts, G.S. Sohi, A static power model for architects, in International Symposium on Microarchitecture, MICRO ’00 (2000)
4. B.H. Calhoun, S. Khanna, R. Mann, J. Wang, Sub-threshold circuit design with shrinking CMOS devices, in International Symposium on Circuits and Systems, ISCAS ’09 (2009)
5. E.S. Chung, P.A. Milder, J.C. Hoe, K. Mai, Single-chip heterogeneous computing: does the future include custom logic, FPGAs, and GPGPUs? in International Symposium on Microarchitecture, MICRO ’10 (2010). doi: http://dx.doi.org/10.1109/MICRO.2010.36