Author:
Haghbayan Mohammad-Hashem,Rahmani Amir M.,Miele Antonio,Liljeberg Pasi,Tenhunen Hannu
Publisher
Springer International Publishing
Reference55 articles.
1. JEDEC Solid State Tech. Association, Failure mechanisms and models for semiconductor devices, 2010, JEP122G
2. M. Kaliorakis, M. Psarakis, N. Foutris, D. Gizopoulos, Accelerated online error detection in many-core microprocessor architectures, in Proceedings of VLSI Test Symposium (VTS) (2014), pp. 1–6
3. D.P. Sieworek, R.S. Swarz, The Theory and Practice of Reliable System Design (Digital Press, Bedford, 1982)
4. P. Parvathala, K. Maneparambil, W. Lindsay, FRITS - a microprocessor functional BIST method, in Proceedings of International Test Conference (ITC) (2002), pp. 590–598
5. M.H. Haghbayan, S. Safari, Z. Navabi, Power constraint testing for multi-clock domain SoCs using concurrent hybrid BIST, in Proceedings of International Symposium on Design and Diagnostics of Electronic Circuits Systems (DDECS) (2012), pp. 42–45