1. G. De Micheli, Synthesis and Optimization of Digital Circuits (McGraw-Hill, New York, 1994)
2. T. Sasao, Switching Theory for Logic Synthesis (Springer, Heidelberg, 1999)
3. M.R. Garey, D.S. Johnson, Computers and Intractability- A Guide to the Theory of NP-Completeness (W. H Freeman and Company, New York, 1979)
4. A.E. Hyvarinen et al., Incorporating clause learning in grid-based randomized SAT solving. J SAT (JSAT) 6, 223–244 (2009)
5. R.K. Brayton, Logic Minimization Algorithms For VLSI Synthesis, vol. 2, (Springer, Heidelberg, 1984)