Computation of Cores in Big Datasets: An FPGA Approach-Reference-Cited by-同舟云学术

Computation of Cores in Big Datasets: An FPGA Approach

Published:2015 Issue: Volume: Page:153-163
ISSN:0302-9743
Container-title:Rough Sets and Knowledge Technology
language:
Short-container-title:

Author:

Kopczynski Maciej,Grzes Tomasz,Stepaniuk Jaroslaw

Publisher

Springer International Publishing

Link

http://link.springer.com/content/pdf/10.1007/978-3-319-25754-9_14

Reference16 articles.

1. Bezerra, E., Lettnin, D.V.: Synthesizable VHDL Design for FPGAs. Springer, New York (2014)

2. Lecture Notes in Computer Science;T Grześ,2013

3. Kanasugi, A., Yokoyama, A.: A basic design for rough set processor. In: The 15th Annual Conference of Japanese Society for Artificial Intelligence (2001)

4. Intelligent Systems Reference Library;M Kopczyński,2013

5. Kopczyński, M., Grześ, T., Stepaniuk, J.: FPGA in rough-granular computing : reduct generation. In: WI 2014 : The 2014 IEEE/WCI/ACM International Joint Conferences on Web Intelligence, vol. 2, pp. 364–370. IEEE Computer Society, Warsaw (2014)

Cited by 7 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. FPGA supported rough set reduct calculation for big datasets;Journal of Intelligent Information Systems;2022-07-11

2. Hardware Rough Set Processor Parallel Architecture in FPGA for Finding Core in Big Datasets;Journal of Artificial Intelligence and Soft Computing Research;2021-01-29

3. Core Computation and Artificial Fish Swarm Algorithm in Rough Set Data Reduction;Computer Information Systems and Industrial Management;2021

4. FPGA in Core Calculation for Big Datasets;Computer Information Systems and Industrial Management;2021

5. Parallelized Hardware Rough Set Processor Architecture in FPGA for Core Calculation in Big Datasets;2020 16th International Conference on Control, Automation, Robotics and Vision (ICARCV);2020-12-13