1. Aa, T.V., Mei, B., De Sutter, B.: A backtracking instruction scheduler using predicate-based code hoisting to fill delay slots. In: Proc. Int’l Conf. on Compilers, Architecture and Synthesis for Embedded Systems, pp. 229–237. ACM, New York, NY, USA (2007). DOI
http://doi.acm.org/10.1145/1289881.1289921
2. Barbacci, M., Siewiorek, D.: Automated exploration of the design space for register transfer (rt) systems. In: Proc. 1st annual Int’l Symp. Computer Architecture, pp. 101–106. ACM, New York, NY, USA (1973)
3. Bollinger, S., Midkif, S.: Processor and link assignment in multicomputers using simulated annealing. In: Proc. IEEE Int’l Conf. Parallel Processing. IEEE Computer Society, Los Alamitos, CA, USA (1988)
4. Casavant, T., Kuhl, J.: A taxonomy of scheduling in general-purpose distributed computing systems. IEEE Trans. Softw. Eng. 14(2), 141–154 (1988)
5. Chabini, N., Wolf, W.: Unification of scheduling, binding, and retiming to reduce power consumption under timings and resources constraints. IEEE Trans. Very Large Scale Integr.(VLSI) Syst. 13(10), 1113–1126 (2005)