Author:
Buccella Pietro,Stefanucci Camillo,Kayal Maher,Sallese Jean-Michel
Publisher
Springer International Publishing
Reference14 articles.
1. G. Bertrand, C. Delage, M. Bafleur, N. Nolhier, J.-M. Dorkel, Q. Nguyen, N. Mauran, D. Tremouilles, P. Perdu, Analysis and compact modeling of a vertical grounded-base n-p-n bipolar transistor used as ESD protection in a smart power technology. IEEE J. Solid-State Circuits 36(9), 1373–1381 (2001)
2. M.-D. Ker, K.-C. Hsu, Overview of on-chip electrostatic discharge protection design with SCR-based devices in CMOS integrated circuits. IEEE Trans. Device Mater. Reliab. 5(2), 235–249 (2005)
3. M.-D. Ker, W.-L. Wu, ESD protection design with the low-leakage-current diode string for RF circuits in BiCMOS SiGe process, in Electrical Overstress/Electrostatic Discharge Symposium (EOS/ESD) (2005), pp. 1–7
4. I. Ladany, An analysis of inertial inductance in a junction diode. IRE Trans. Electron Devices 7(4), 303–310 (1960)
5. S.E. Laux, K. Hess, Revisiting the analytic theory of p-n junction impedance: improvements guided by computer simulation leading to a new equivalent circuit. IEEE Trans. Electron Devices 46(2), 396–412 (1999)