1. Angizi S, Jiang H, DeMara RF, Han J, Fan D (2018) Majority-based spin-CMOS primitives for approximate computing. IEEE Trans Nanotechnol 17(4):795–806
2. Baran D, Aktan M, Oklobdzija VG (2010) Energy efficient implementation of parallel CMOS multipliers with improved compressors. In: Proceedings of the 16th ACM/IEEE international symposium on Low power electronics and design. ACM, New York, pp 147–152
3. Bhardwaj K, Mane PS, Henkel J (2014) Power- and area-efficient approximate Wallace tree multiplier for error-resilient systems. In: International symposium on quality electronic design. IEEE, Piscataway, pp 263–269
4. Cai H, Wang Y, Naviner LA, Wang Z, Zhao W (2016) Approximate computing in MOS/spintronic non-volatile full-adder. In: International symposium on nanoscale architectures. IEEE, Piscataway, pp 203–208
5. Camus V, Schlachter J, Enz C (2015) Energy-efficient inexact speculative adder with high performance and accuracy control. In: International symposium on circuits and systems. IEEE, Piscataway, pp 45–48