Publisher
Springer International Publishing
Reference28 articles.
1. S. Devarajan, et. al., “A 16-bit, 125 MS/s, 385 mW, 78.7 dB SNR CMOS Pipeline ADC”, IEEE J. Solid State Circuits, vol. 44, 3305–3313, Dec. 2009.
2. S. Ray, B.-S. Song, “A 13-bit Linear, 20-MS/s Pipeline ADC With Self-Configured Capacitor Matching”, IEEE J. Solid State Circuits, vol. 42, 463–474, Mar. 2007.
3. R. Aparicio, A. Hajimiri, “Capacity Limits and Matching Properties of Integrated Capacitors”, IEEE J. Solid State Circuits, vol. 37, 384–394, Mar. 2002.
4. J. Goes et. al., “Purely-Digital versus Mixed-Signal Self-Calibration Techniques in High-Resolution Pipeline ADCs”, Proc. NORCHIP’2010, pp. 1–8, Finland, Nov. 2010.
5. M. Saberi, R. Lotfi, k. Mafinezhad, W. A. Serdijn, “Analysis of Power Consumption and Linearity in Capacitive Digital-to-Analog Converters Used in Successive Approximation ADCs”, IEEE Transactions on Circuits and Systems – I, vo. 58, nº. 8, pp. 1736–1748, Aug. 2011.