1. Z. Luo, A. Steegen, M. Eller, R. Mann, et al., “High performance and low power transistors integrated in 65 nm bulk CMOS technology,” IEEE Int. Electron Devices Meeting Dig. Tech. Papers, pp. 661–664, 2004.
2. A. Tomkins, R.A. Aroca, T. Yamamoto, S.T. Nicolson, Y. Doi, and S.P. Voinigescu, “A zero-IF 60 GHz 65 nm CMOS transceiver with direct BPSK modulation demonstrating up to 6 Gb/s data rates over a 2 m wireless link,” IEEE J. Solid-State Circuits, vol. 44, no. 8, pp. 2085–2099, Aug. 2009.
3. K. Okada, N. Li, K. Matsushita, K. Bunsen, R. Murakami, A. Musa, T. Sato, H. Asada, N. Takayama, S. Ito, W. Chaivipas, R. Minami, T. Yamaguchi, Y. Takeuchi, H. Yamagishi, M. Noda, and A. Matsuzawa, “A 60-GHz 16QAM/8PSK/QPSK/BPSK direct-conversion transceiver for IEEE802.15.3c,” IEEE J. Solid-State Circuits, vol. 46, no. 12, pp. 2988–3004, Dec. 2011.
4. S. Emami, R.F. Wiser, E. Ali, M.G. Forbes, M.Q. Gordon, X. Guan, S. Lo, P.T. McElwee, J. Parker, J.R. Tani, J.M. Gilbert, and C.H. Doan, “A 60 GHz CMOS phased-array transceiver pair for multi-Gb/s wireless communications,” IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, pp. 164–165, Feb. 2011.
5. R.B. Staszewski, and P.T. Balsara, All-Digital Frequency Synthesizer in Deep-Submicron CMOS. WILEY-Interscience, 2006.