Author:
Bonacchi Andrea,Fantechi Alessandro
Publisher
Springer International Publishing
Reference23 articles.
1. Lecture Notes in Computer Science;S. Vanit-Anunchai,2010
2. Banci, M., Fantechi, A.: Instantiating Generic Charts for Railway Interlocking Systems. In: Tenth International Workshop on Formal Methods for Industrial Critical Systems (FMICS 2005), Lisbon, Portugal, September 5-6 (2005)
3. Berger, J., Middelraad, P., Smith, A.J.: EURIS, European railway interlocking specification. In: Proceedings of IRSE 1993, pp. 70–82. Institution of Railway Signal Engineers (1993)
4. Bernardeschi, C., Fantechi, A., Gnesi, S., Larosa, S., Mongardi, G., Romano, D.: A Formal Verification Environment for Railway Signaling System Design. Formal Methods in System Design, 139–161 (1998)
5. Lecture Notes in Computer Science;A. Biere,1999
Cited by
4 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Integral Formal Proof: A Verification Approach Bridging the Gap Between System and Software Levels in Railway Systems;Reliability, Safety, and Security of Railway Systems. Modelling, Analysis, Verification, and Certification;2023
2. Verified Train Controllers for the Federal Railroad Administration Train Kinematics Model: Balancing Competing Brake and Track Forces;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems;2022-11
3. Model Checking Geographically Distributed Interlocking Systems Using UMC;2017 25th Euromicro International Conference on Parallel, Distributed and Network-based Processing (PDP);2017
4. S3: Proving the Safety of Critical Systems;Reliability, Safety, and Security of Railway Systems. Modelling, Analysis, Verification, and Certification;2016