1. Shivakumar, P., Kistler, M., Keckler, S.W., Burger, D., Alvisi, L.: Modeling the effect of technology trends on the soft error rate of combinational logic. In: Proceedings of the 2002 International Conference on Dependable Systems and Networks (DSN), pp. 389–398 (2002)
2. Nicolaidis, M.: Design for soft error mitigation. IEEE Trans. Device Mater. Reliab. 5(3), 405–418 (2005)
3. Heidergott, W.: SEU tolerant device, circuit and processor design. In: Proceedings of the 42nd Design Automation Conference (DAC), pp. 5–10 (2005)
4. Nicolaidis, M.: Time redundancy based soft-error tolerance to rescue nanometer technologies. In: Proceedings of the 17th IEEE VLSI Test Symposium (VTS), pp. 86–94 (1999)
5. Zyuban, V., Brooks, D., Srinivasan, V., Gschwind, M., Bose, P., Strenski, P.N., Emma, P.G.: Integrated analysis of power and performance for pipelined microprocessors. IEEE Trans. Comput. 53(8), 1004–1016 (2004)