Author:
Muthyala Sreenivaas S.,Touba Nur A.
Publisher
Springer International Publishing
Reference29 articles.
1. Hamdioui, S., Taouil, M.: Yield improvement and test cost optimization for 3D stacked ICs. In: Proceedings of Asian Test Symposium (ATS), pp. 480–485 (2011)
2. Janicki, J., Kassab, M., Mrugalski, G., Mukherjee, N., Rajski, J., Tyszer, J.: EDT bandwidth management in SoC designs. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 31(12), 1894–1907 (2012)
3. Khoche, A., Volkerink, E., Rivoir, J., Mitra, S.: Test vector compression using EDA-ATE synergies. In: Proceedings of VLSI Test Symposium, pp. 97–102 (2002)
4. Kinsman, A.B., Nicolici, N.: Time-multiplexed compressed test of SOC designs. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 18(8), 1159–1172 (2010)
5. Könemann, B.: LFSR-coded test patterns for scan designs. In: Proceedings of European Test Conference, pp. 237–242 (1991)