Author:
Shukla Shraddha,Chaudhari Jitendra P.,Nayak Rikin J.,Mewada Hiren K.
Publisher
Springer International Publishing
Reference15 articles.
1. Chen, B., Wang, X., Yan, Z.: Design and implementation of data synchronous system for merging unit based on FPGA. In: 2011 4th International Conference on Electric Utility Deregulation and Restructuring and Power Technologies (DRPT), pp. 991–995, 6–9 July 2011
2. Tao, R., Jiang, B., Wang, C.: Sampling rate conversion and data synchronization in big merging unit. In: 2011 4th International Conference on Electric Utility Deregulation and Restructuring and Power Technologies (DRPT), pp. 531–534, 6–9 July 2011. doi:
10.1109/DRPT.2011.5993949
3. Sivaram, A.T., Shimanouchi, M., Maassen, H., Jackson, R.: Tester architecture for the source synchronous bus. In: Proceedings of International Test Conference, ITC 2004, pp. 738–747, 26–28 October 2004
4. Tajalli, A., Leblebici, Y.: A slew controlled LVDS output driver circuit in 0.18 μm CMOS technology. IEEE J. Solid-State Circuits 44(2), 538–548 (2009). doi:
10.1109/JSSC.2008.2010788
5. Gangani, J., Samant, A., Rao, Y.S.: Reconfigurable blocks for digital power electronics applications in FPGA. In: 2011 Twenty-Sixth Annual IEEE Applied Power Electronics Conference and Exposition (APEC), pp. 2059–2064, 6–11 March 2011
Cited by
2 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献