Author:
Ben Hafaiedh Imen,Ben Slimane Maroua,Robbana Riadh
Publisher
Springer International Publishing
Reference28 articles.
1. John, L.K., Liu, Y.: Performance model for a prioritized multiple-bus multiprocessor system. IEEE Trans. Comput. 45(5), 580–588 (1996)
2. Yang, Q., Raja, R.: Design and analysis of multiple-bus arbiters with different priority schemes. In: Parallel Architectures (Postconference PARBASE-1990), pp. 276–295 (1990)
3. El-Guibaly, F.: Design and analysis of arbitration protocols. IEEE Trans. Comput. 38, 161–171 (1989)
4. Doifode, N., Padole, D., Bajaj, P.R.: Design and performance analysis of efficient bus arbitration schemes for on-chip shared bus multi-processor SoC. Int. J. Comput. Sci. Netw. Secur. (IJCSNS) 8(9), 250–255 (2008)
5. Chu, P.P.: RTL Hardware Design Using VHDL: Coding for Efficiency, Portability, and Scalability. Wiley-IEEE Press, Hoboken (2006)
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献