Author:
Shim Seongbo,Shin Youngsoo
Publisher
Springer International Publishing
Reference14 articles.
1. W. Wang, L. Azat, Y. Zou, T. Coskun, A full-chip DSA correction framework, in Proceedings of the SPIE Advanced Lithography (2014), pp. 1–11
2. L. Azat, G. Garner, M. Preil, G. Schmid, W. Wang, J. Xu, Y. Zou, Computational simulations and parametric studies for directed self-assembly process development and solution of the inverse directed self-assembly problem. Jpn. J. Appl. Phys. 53(6), 06JC01–8 (2014)
3. J. Gyvez, Yield modeling and BEOL fundamentals, in Proceedings of the International Workshop on System-Level Interconnect Prediction (2001), pp. 135–163
4. K. Lee, T. Wang, Post-routing redundant via insertion for yield/reliability improvement, in Proceedings of the Asia South Pacific Design Automation Conference (2006), pp. 303–308
5. C. Pan, Y. Lee, Redundant via insertion under timing constraints, in Proceedings of the International Symposium on Quality Electronic Design (2011), pp. 1–7