1. Altera Corporation (2014) Debugging of VHDL Hardware Designs on Altera’s DE-Series Boards. ftp://ftp.altera.com/up/pub/Altera_Material/13.0/Tutorials/VHDL/Debugging_Hardware.pdf 23 Mar 2014
2. Altera Corporation (2014) Quartus II 10.0 handbook—Design Debugging Using the SignalTap II Logic Analyzer. http://www.altera.com/literature/hb/qts/qts_qii53009.pdf 23 Mar 2014
3. Chen A et al (2006) Generating hyperchaotic L $$\ddot{\text{ u }}$$ u ¨ attractor via state feedback control. Phys A 364:103–110
4. Chu PP (2011) Embedded SOPC design with NIOS II processor and VHDL examples. Wiley, Hoboken
5. Cornell University (2013) Digital Differential Analyzer. In: ECE5760 Homepage. http://people.ece.cornell.edu/land/courses/ece5760/DDA/index.htm Accessed 13 Oct 2013