1. Hallbauer, G.: Procedures of state reduction and assignment in one step in synthesis of asynchronous sequential circuits. In: Proceedings of the International IFAC Symposium on Discrete Systems, Riga, Pergamons, pp. 272–282 (1974)
2. Lee, E.B., Perkowski, M.: Concurrent minimization and state assignment of finite state machines. In: Proceedings of the IEEE International Conference on Systems, Man and Cybernetics, Minneapolis. IEEE Computer Society (1984)
3. Avedillo, M.J., Quintana, J.M., Huertas, J.L.: SMAS: a program for concurrent state reduction and state assignment of finite state machines. In: Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS), pp. 1781–1784. IEEE, Singapore (1991)
4. Benini, L., De Micheli, G.: State assignment for low power dissipation. IEEE J. SolidState Circuits 30(3), 259–268 (1995)
5. Chattopadhyay, S.: Low power state assignment and flipflop selection for finite state machine synthesis - a genetic algorithmic approach. IEE Proc. Comput. Digital Techn. 148(45), 147–151 (2001)