Author:
Altenbernd Peter,Gustafsson Jan,Lisper Björn,Stappert Friedhelm
Publisher
Springer Science and Business Media LLC
Subject
Electrical and Electronic Engineering,Control and Optimization,Computer Networks and Communications,Computer Science Applications,Modeling and Simulation,Control and Systems Engineering
Reference38 articles.
1. Abel A, Reineke J (2013) Measurement-based modeling of the cache replacement policy. In: Proceedings of 19th real-time and embedded technology and applications symposium (RTAS) 65–74. doi: 10.1109/RTAS.2013.6531080
2. Altenbernd P, Ermedahl A, Lisper B, Gustafsson J (2011) Automatic generation of timing models for timing analysis of high-level code. In: Faucou S (ed) Proceedings of 19th international conference on real-time and network systems (RTNS2011), Nantes
3. Bartlett M, Bate I, Kazakov D (2009) Guaranteed loop bound identification from program traces for WCET. In: Proceedings 15th IEEE real-time and embedded technology and applications symposium (RTAS’09), IEEE computer society, San Francisco, pp 287–294
4. Bate I, Bernat G, Murphy G, Puschner P (2000) Low-level analysis of a portable java byte code WCET analysis framework In: Proceedings of 7th international conference on real-time computing systems and applications (RTCSA’00), pp 39–48
5. Bernat G, Burns A, Wellings A (2000) Portable worst-case execution time analysis using java byte code In: Proceedings of 12th Euromicro conference on real-time systems, (ECRTS’00), Stockholm pp. 81–88
Cited by
21 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献