Author:
Raoufifard Somaye,Ghavami Behnam,Najibi Mehrdad,Pedram Hossein
Publisher
Springer Berlin Heidelberg
Reference14 articles.
1. Burns, S.M., Martin, A.J.: Performance Analysis and Optimization of Asynchronous circuits. In: Advanced Research in VLSI conference, Santa Cruz, CA (1991)
2. Kim, S.: Pipeline Optimization for Asynchronous circuits. PHD Thesis, University of Southern California (2003)
3. http://www.async.ir/persia/persia.php
4. Seifhashemi, A., Pedram, H.: Verilog HDL, Powered by PLI: a Suitable Framework for Describing and Modeling Asynchronous Circuits at All Levels of Abstraction. In: Proc. Of 40th, DAC, Anneheim, CA, USA (2003)
5. Wong, C.G.: High-Level Synthesis and Rapid prototyping of Asynchronous VLSI Systems. PhD’s thesis, Caltech institute of technology (2004)