1. Lecture Notes in Computer Science;D. Bollman,2004
2. Fernando, J., Dalessandro, D., Devulapalli, A., Krishnamurthy, A.: Enhancing FPGA Based Encryption. In: Ninth Workshop on High Performance Embedded Computing (HPEC), Sept. (2005)
3. Garcia-Martinez, M.A., Posada-Gomez, R., Morales-Luna, G., Rodriguez-Henriquez, F.: FPGA implementation of an efficient multiplier over finite fields GF(2
m
). In: Proceedings of International Conference on Reconfigurable Computing and FPGAs (ReConFig’05), September (2005)
4. Grabbe, C., Bednara, M., Shokrollahi, J., Teich, J., Von Zur Gathen, J.: FPGA Designs of parallel high performance Multipliers. In: Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS-03), vol. II, Bangkok, Thailand, pp. 268–271. IEEE, Los Alamitos (2003)
5. Halbutogullari, A., Koç, Ç.: Mastrovito Multiplier for General Irreducible Polynomials. IEEE Transactions on Computers 49(5), 503–518 (2000)