Author:
Kouretas Ioannis,Paliouras Vassilis
Publisher
Springer Berlin Heidelberg
Reference20 articles.
1. Stouraitis, T., Paliouras, V.: Considering the alternatives in low-power design. IEEE Circuits and Devices 17(4), 23–29 (2001)
2. Lecture Notes in Computer Science;C. Basetas,2007
3. Taylor, F.: Residue arithmetic: A tutorial with examples. IEEE Computer, 50–62 (May 1984)
4. Ramirez, J., Garcia, A., Lopez-Buedo, S., Lloris, A.: RNS-enabled digital signal processor design. Electronics Letters 38, 266–268 (2002)
5. Ramirez, J., Fernandez, P., Meyer-Base, U., Taylor, F., Garcia, A.: Index-Based RNS DWT architecture for custom IC designs. In: IEEE Workshop on Signal Processing Systems, pp. 70–79 (2001)
Cited by
2 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Residue Arithmetic for Designing Low-Power Multiply-Add Units;Integrated Circuit and System Design. Power and Timing Modeling, Optimization, and Simulation;2011
2. Residue Arithmetic for Variation-Tolerant Design of Multiply-Add Units;Lecture Notes in Computer Science;2010