Publisher
Springer Berlin Heidelberg
Reference16 articles.
1. Sweazey, P.: SRAM organization, control, and speed, and their effect on cache memory design. In: Midcon 1987, pp. 434-437 (September 1987)
2. Imai, H.: Essentials of error-control coding techniques. Academic Press, San Diego (1990)
3. Chen, C.L., Hsiao, M.Y.: Error-correcting codes for semiconductor memory applications: a state of the art review. In: Reliable Computer Systems - Design and Evaluation, 2nd edn., pp. 771–786. Digital Press (1992)
4. Karlsson, J., Ledan, P., Dahlgren, P., Johansson, R.: Using heavy-ion radiation to validate fault handling mechanisms. IEEE Micro 14(1), 8–23 (1994)
5. Kim, S., Somani, A.: Area efficient architectures for information integrity checking in cache memories. ISCA, pp. 246–256 (May 1999)