Author:
Ali Kashif,Aboelaze Mokhtar,Datta Suprakash
Publisher
Springer Berlin Heidelberg
Reference13 articles.
1. Albonesi, D.: Selective cache ways: on-demand cache resource allocation. In: Proc. of the 32 nd ACM/IEEE International Symposium on Microarchitecture, pp. 248–259 (November 1999)
2. Ali, K., Aboelaze, M., Datta, S.: Predictive line buffer: A fast energy efficient cache architecture (submitted) IEEE SoutheastCon 2006
3. Edmondson, J.F.: Internal organization of the Alpha 21164, a 300-MHz 64 bit quad-issue CMOS RISC microprocessor. Digital Technology J. 7(1), 119–135 (1995)
4. Hasegawa, A., Kawasaki, I., Yoshioka, S., Kawasaki, S., Biswas, P.: SH3: High code density, low power. IEEE Micro 15(6), 11–19 (1995)
5. Jouppi, N.P.: Improving direct-mapped cache performance by the addition of a small fully associative cache and prefetch buffers. In: The 17 th Annual International Symposium on Computer Architecture ISCA, pp. 364–373 (May 1990)
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献