1. Budnik, P., Kuck, D.J.: The organization and use of parallel memories. IEEE Transactions on Computers 20(12), 1566–1569 (1971)
2. ISO/IEC JTC11/SC29/WG11, N3312. MPEG-4 video verification model version 16.0
3. Kim, K., Prasanna, V.K.: Latin squares for parallel array access. IEEE Transactions on Parallel and Distributed Systems 4(4), 361–370 (1993)
4. Kloos, H., Wittenburg, J., Hinrichs, W., Lieske, H., Friebe, L., Klar, C., Pirsch, P.: HiPARDSP 16, a scalable highly parallel DSP core for system on a chip: video and image processing applications. In: IEEE International Conference on Acoustics, Speech, and Signal Processing, Orlando, Florida, USA, May 2002, vol. 3, pp. 3112–3115. IEEE, Los Alamitos (2002)
5. Kneip, J., Ronner, K., Pirsch, P.: A data path array with shared memory as core of a high performance DSP. In: Proceedings of the International Conference on Application Specific Array Processors, San Francisco, CA, USA, August 1994, pp. 271–282 (1994)