Author:
Michel X.,Verle A.,Azémard N.,Maurine P.,Auvergne D.
Publisher
Springer Berlin Heidelberg
Reference9 articles.
1. Shyu, J.M., Sangiovanni-Vincentelli, A., Fishburn, J., Dunlop, A.: Optimization-based transistor sizing. IEEE J. Solid State Circuits 23(2), 400–409 (1988)
2. Vemuru, S.R., Thorbjornsen, A.R., Tuszynski, A.A.: CMOS tapered buffer. IEEE J. Solid State Circuits 26(9), 1265–1269 (1991)
3. Paulin, P.G., Poirot, F.J.: Logic decomposition algorithm for the timing optimization of multilevel logic. In: Proc. ICCD 1989, pp. 329–333 (1989)
4. Chan, P.K.: Algorithms for library-specific sizing of combinational logic. In: Proc. ACM/IEEE Design Automation Conf., pp. 353-356 (1990)
5. Fishburn, J., Dunlop, A.: TILOS: a posynomial programming approach to transistor sizing. In: Proc. Design Automation Conf., pp. 326–328 (1985)