1. Flynn, M.J.: Computer Architecture, ch.5, pp. 265–344 (1995)
2. Hennessy, J.L., Pattersom, D.A.: Computer Architecture: A Quantitative Approach, ch. 5, pp. 373–483. Morgan Kaufmann, New York (1996)
3. Chandrakasan, A.P., Sheng, S., Broderson, R.W.: Low-Power CMOS Digital Design. IEEE J. Solid State Circuits 27(4), 473–483 (1992)
4. Chandrakasan, A.P., Broderson, R.W.: Minimizing Power Consumption in Digital CMOS circuit. IEEE Proc. 83(4), 498–523 (1995)
5. Amrutur, B., Horowitz, M.: Techniques to Reduce Power in Fast Wide Memories. In: Proc. IEEE symp. Low Power Electron, pp. 92–93 (1994)